ABSTRACT: CUORE is an array of thermal calorimeters composed of 988 crystals held at about 10 mK, whose absorbed energy is read out with semiconductor thermistors. The composition of the crystal is TeO2, and the aim is the study of the double beta decay of 130 Te on very long and stable runs. CUPID-0 is an array of 26 Zn 82 Se crystals with double thermistor readout to study the double beta decay of 82 Se. In the present paper, we present an overview of the entire front-end electronic readout chain, from the preamplifier to the anti-aliasing filter. This overview includes motivations, design strategies, circuit implementation and performance results of the electronic system, including other auxiliary yet important elements like power supplies and the slow control communication system. The stringent requirements of stability on the very long experimental runs that are foreseen during CUORE and CUPID-0 operation, are achieved thanks to novel solutions of the front-end preamplifier and of the detector bias circuit setup.
Introduction and functional block diagram
The study of rare radioactive decays using materials that serve both as source and detector was introduced in the 1960's [1] , [2] . Such studies are generally conducted at sites deep underground in order to suppress cosmogenic background [3] . The ideal detector for such experiments is a pure calorimeter, and cryogenic detectors are well adapted to this role [4] , [5] , [6] , [7] , [8] . CUORE (Cryogenic Underground Observatory for Rare Events) [9] is an array of 988 TeO2 crystals held at a temperature around 10 mK. The primary goal of CUORE is the observation of neutrinoless double beta decay of the isotope 130 Te, which is present in the crystals with its natural abundance of 34%. Another experiment, which takes a similar approach using 26 Zn 82 Se crystals but adds the possibility to identify particles, is CUPID-0 (CUORE Upgrade with Particle Identification and previously called LUCIFER) [10] . It is a demonstrator for the next phase of CUORE.
In both experiments, when a particle, whether generated internally or externally, propagates in a crystal, the crystal warms. As a result the impedance of a semiconductor thermistor glued to the crystal changes. If a small DC current biases the thermistor, the change in voltage across it can be amplified and measured. In CUPID-0, the direct calorimetric signal is augmented with a second indirect signal. A portion of the light generated by scintillation along the particle path is absorbed in a thin slab of Ge optically coupled to one face of the TeO2. In consequence a thermal pulse occurs also in the Ge. A second thermistor glued to the Ge slab generates an electrical pulse, which propagates through an independent chain of electronics. The intensity of the scintillation light may differ significantly between signal and background processes. Thus the Ge signal can enhance background suppression. This paper describes in detail the chain of electronics that manipulates these bolometric signals as they travel from the thermistors to the data acquisition system.
We will not discuss further details of the physics of the detectors but only list the main characteristics they impose on the electronics. The signal bandwidth is small, a few Hz, because the heat capacitance of the 0.76 kg crystals is large and the thermal conductance to the heat reservoir is small by design. As a consequence: 1) the detector and all the amplifying stages are DC coupled (a convenience also for baseline studies). Bolometers have a large spread in both the impedance value and energy conversion gain (factors of two to three are typical, 100 µV/MeV to 300 µV/MeV), and several consequences follow: 2) the amplifying system must have adjustable gain to exploit the full dynamic range of the data acquisition system (DAQ); 3) the biasing of the bolometer must be independently adjustable from detector to detector to maximize signal amplitude (which is expected to range from a few thousands up to ten thousand); 4) noise inserted by the electronics must be adequately low (a few nV/Hz for series noise and a few fA/Hz for parallel noise are the levels). The double beta decay is a very rare process and the observation time needs to be very long (time scale is years). Therefore, 5) the front end must be very stable in gain and offset and 6) show very small thermal drift (below 1 µV/°C). With adequately small electronic drift long-term changes in the energy conversion gain of a crystal can be detected and compensated by tracking the bolometer baseline voltage in conjunction with a pulser stabilization system.
To convey a simplified view of the CUORE system we describe it with several subsystems as shown in Figure 1 . 
Geographic arrangement of system components
The layout of the very front-end part of the system, Figure 1 , is extremely important being close to the detectors, the source of the signals. It is organized in crates (standard 19 inch -6 units height) containing each 13 FE boards, or mainboards, each with 6 front-end amplifiers, and one power supply unit, POL PS. The inputs to a crate are wire pairs gathered into six cables each of which serves the 13 thermistors of one column of crystals. Surrounding the 14 crates of FE boards, the pulser crates and the cryostat is a Faraday cage [12] (although 13 crates would be sufficient for the crystals, additional FE boards process auxiliary signals for diagnostic thermometry). A two stages AC/DC floating system [13] supplies the power supply units POL PS. Two shielded crates hosting the anti-aliasing filters, two hosting the DAQ boards, and one for the DAQ PC are situated immediately outside the Faraday cage. To suppress EMI and ground loop fluctuations [14] [15], the DAQ boards communicate with the DAQ PC system via optical fibre. This fibre optic link does not, however, allows the DAQ boards to float isolated from the main ground. This circumstance makes the ground, GND, at the DAQ crates the most suitable site for the hub of a star configuration, to which the anti-aliasing filter crates and the Faraday cage are connected. The cryostat and the FE crates are grounded to the DAQ through the Faraday cage. Circuitry on the FE boards applies a DC biasing current to the thermistors via the connecting wire pair and via the same wire pair accepts the voltage pulses from the detectors, which constitute the signal. The FE boards amplify the pulses and convey them to the anti-aliasing filters whose outputs are then digitized by the DAQ and recorded in the DAQ PC system. Above each stack of FE crates is another crate, 19 inches wide by three units high, which houses the pulsers. Each channel of the pulser boards [17] [18] can create a thermal pulse in one of the crystals by the application of a precise and stable pulse to a resistor glued to one face of the crystal [15] . These pulses emulate the energy release by particles in the crystals. In conjunction with tracking of the baseline voltages of the crystals, the pulser system enables detection and compensation of the long-term drift in the energy conversion efficiency of individual crystals.
The front-end crate

Overall crate organization
The front-end crate of Figure 1 has 13 boards, 233280 mm 2 , 8 layers. On one side of the crate is the Point-Of-Load Power Supply, POL PS, composed of two independent linear power supplies featuring very low 1/f noise and high stability [19] . The POL PSs operate also as a voltage reference.
The six cables that connect the detectors arrive at the backplane of the FE crate. The first 12 channels of each cable are routed to two adjacent boards, while the last channel is routed to the thirteenth board of the crate. This layout allows a degree of regularity in the connections. On the backplane only the signals from the detectors and the bias currents are present. No voltage supplies or digital signals are present there to minimize electronic interference. Figure 2 is a photograph of the mainboard. On the left are the two input connectors. The impedance of the thermistors is generally in the hundreds of MΩ range and occasionally exceeds a GΩ. Thus to preserve the integrity of the bias currents and signals the parasitic impedances to ground or to the electrodes of adjacent channels should be at a minimum hundreds of GΩ. The electrical link from the thermistors to the input connectors of Figure 2 was extensively studied [20] , [21] . It consists of three parts, two of which are inside the cryostat (the first from the detectors to the mixing chamber, the second from the mixing chamber to the top of the cryostat) [22] , [23] ; while the last is at room temperature and connects the top of the cryostat to the front-end inputs. The overall length is 5 m on average. The resulting parasitic capacitance in parallel with each thermistor is about 500 pF, while the parasitic resistance is indeed in the requisite hundreds of GΩ range. At the operating temperatures of CUORE, around 10 mK, the detector bandwidth is around 1 Hz. Therefore, the parasitic capacitance of the link limits the bandwidth when the detector dynamic impedance is larger than a few hundreds of MΩ The signals from the thermistors are differential, which further enhances immunity to interchannel coupling. In Figure 2 we see adjacent to the input connectors load resistors, relays, and other circuits for thermistor biasing. To the right of the biasing circuits are the preamplifiers. Stepping to the right of the preamplifiers we see relays that enable/disable power to each channel and other relays that select the gain, x1 or x10, of the first stage of the Programmable Gain Amplifiers (PGAs). The PGAs are mounted on bottom side of the board beneath the relays and are not visible in the picture. Between the relays and the connectors at the right edge of the board is digital circuitry that serves all of the six channels.
The front-end board organization
The six differential outputs from the PGAs are routed to the 25-pin female D-Sub connector at the upper right. Power for digital circuitry, communication with the control room, and the board address arrive on the 25-pin male D-Sub connector at lower right. Power for analog circuitry and for thermistor biasing arrive on the 15-pin male D-Sub connector at middle right.
The thermistor biasing system
The energy conversion gain of cryogenic detectors has a large spread (a factor of 2 to 3 is typical) and must be determined in situ. It is strongly dependent on the biasing. The first optimization step for a channel is the measurement of the load curve followed by the noise measurement and the pulse response. These measurements yield a determination of the Signal to Noise ratio, S/N, as a function of the applied DC bias. This process is automated. Figure 3 shows the circuit diagram for detector biasing. The thermistor is biased in a differential way. We generate the symmetric voltages Vbias+ and Vbias-with the amplifiers OA1 and OA2 (OP140). The values of the voltages are set by the two pairs of programmable trimmers T1 and T2, T3 and T4, all part of the same AD5263. T1 (T3) sets the coarse value, while T2 (T4) tunes the fine value (T2 and T4 are attenuated by 100 V/V with RA and RB). Vbias+ is settable from 0 V to +25 V and Vbias-from 0 V to -25 V. The asymmetric power applied to OA1 and OA2 ensures that the 36 V absolute maximum between their rails is not exceeded.
The actual bias VB+-VB-applied to the detector is a fraction of Vbias+-Vbias-due to the partition coming from the load resistor system, RLA2 and RLB2. Let us consider, for the moment, the relay switches of Figure 3 connected as indicated. The range of values needed for the load resistors is obtained by analysing their parallel noise contribution, which should satisfy:
In (1) KB is the Boltzmann constant, RL= RLA2 + RLB2, TR is room temperature, TD is the temperature of RTHE, and RTHEDyn is the dynamic impedance of RTHE [24] , [25] , [26] , [27] . RTHEDyn is a fraction of RTHE. With TR at 300 K, TD at 15 mK, and RTHEDyn a few tens of MΩ the RL in (1) would ideally be greater than 10 12 Ω. For practical reasons, stemming from the maximum voltage available for biasing and suppression of parasitic impedance, we chose RL to be 60 GΩ.
If the amplifier and load resistors were closer to the bolometer temperature we could have adopted a more favourable value for RL. The "cold" solution has been investigated by others [29] [30], and we undertook a preliminary study for CUORE [28] . Ultimately we opted for the room temperature solution. It carries the benefit of easier implementation and maintenance, and even with TR at room temperature the intrinsic detector noise is not the dominant limitation on the energy resolution. The contribution from mechanical friction is as or more significant [31] [32] [33] .
From (1) we have that RL is much greater than RTHE, therefore the biasing system behaves like a current generator:
In (2) 1,… 4 are the trimmer setting fractions, 0 ÷ 1, for T1… T4 (half scale corresponds to IB= 0 A); and RLB1 and RLB2 have been taken equal to RLA1 and RLA2. If the switches L1A and L1B are toggled to the positions opposite to the ones shown in Figure 3 , then RL= (RLA2||RLA3)+(RLB2||RLB3) (RX||RY is the resistance of RX and RY in parallel), and (2) remains valid as written. Voltages VREF and trimmers Tx are all stable at the level of a few ppm/°C, while resistors RA, RB and RC are metal film (mini-melf), with less than 10 ppm/°C drift. Resistors RL2 and RL3 have large resistances, 6 GΩ and 30 GΩ, and are not available with the favorable qualities of metal film; nevertheless they enter in (2) as their ratio, so that the important feature is their relative tracking. To optimize the tracking of the three resistors RLX we designed a custom array.
A photograph of a sample is shown at middle-left of Figure 3 . We selected two companies 1 for fabricating the array. Results from both were extremely good, and we use indifferently samples from each company. We measured the tracking ratio between the resistors to be better than 10 ppm/°C. In addition to thermal drift we must also be concerned about the low frequency (LF) or 1/f noise, which is important when large bias voltages are applied. By making the resistor long, about 20 mm in the case of RL2, the electric field per unit length is minimized, which helps to reduce the LF noise [34] .
In Figure 3 the setting indicated for the relays is for the usual data-taking condition. A number of other combinations are available and exploited during the characterization of the thermistors. Each relay on the board has a pair of double-pole single-throw switches and is bi-stable (its coils need to be powered only during state transitions). The relay model chosen for L1, L2 and L3 (DS2E-SL2-DC5V) has a relatively large spacing of 5.08 mm (200 mils) between terminals, which helps to maintain a high value of the parasitic resistances. In addition, several small apertures in the board have been placed around all the terminals needing large parasitic impedances as one sees Figure 4 . These break possible conductive paths due to solder flux residues and dust. Switches L2A and L2B are used to reverse the polarity of the bias applied to the thermistor. Bias reversal is useful during the characterization phase because the difference between the measurements taken with opposite bias polarity is independent of any offset. When L3A and L3B are switched to their alternative position, the bias current is applied to the pairs of test resistors RT + RTT (2 M+100 k) instead of the thermistor. A test signal (DC or dynamic) may be injected at the node between the resistors RT and RTT which enables calibration of the biasing system including the load resistors RL2 and RL3.
The reason behind the configuration used for L1A, L1B can best be explained by reference to Figure 5 , which focuses on one-half of the network connected to the node Vbias+ of Figure 3 . By symmetry, resistor RTHE is split into 2 halves and connected to ground. Our initial choice was the classical configuration (b) of Figure 5 : RLA3 in series with L1A. We noticed a large thermal drift (a few hundreds of ppm/°C) when L1A was in the open state. The source was drift in RP, the parasitic resistance of the insulating material of the relay. The drift of RP was reflected in the biasing current because the voltage was applied to RLA2||(RLA3+RP):
In Figure 5 (a) the parasitic resistance RP2 is still present in parallel to the switch in open position, but this time RLA3 + RP2 is connected between the thermistor and ground, the voltage across RP2, is much smaller than Vbias+, and therefore the drift is greatly attenuated and made negligible:
∆R P2 R P2 (by considering that R P2 , R LA2 ≫ R LA3 , R THE )
The microcontroller on the mainboard manages the biasing system. Voltages Vbias are read with a 24 bit  ADC (AD7732). Based on their values the microcontroller sets the trimmers in order to obtain the final voltage with good symmetry and to compensate for the spread in the load resistor values, if necessary.
The differential preamplifier
The first stage of amplification of the detector signals is at room temperature. Differential inputs and outputs are required to suppress cross-talk between adjacent channels. The wires that connect the thermistors to the first amplifiers are twisted pair for most of their length, and members of a pair are in any case closely spaced to minimize the coupling of ambient fields to differential mode signal. The preamplifier efficiently rejects induced common mode.
The configuration of the preamplifier is similar to an instrumentation amplifier with only one pair of JFET transistors at its input, to minimize noise. The JFETs are custom pairs selected from the NJ132 process from INTERFET. The transistors were selected for a small gate-to-source pinch-off voltage so as to minimize the dropout voltage and thus the gate current [35] . The typical gate current was about 30 fA at room temperature and about 100 fA at 50°C, which is close to the working temperature. The parallel noise developed by the two input JFETs is remarkably low, less than 0.15 fA/Hz (compared with the 0.5 fA/Hz attributable to the load resistors). The series white noise is about 3 nV/Hz rising only to 7 nV/Hz at 1 Hz, which is smaller than the noise level of the thermistor (thermal noise of 100 MΩ at 10 mK is 7 nV/Hz). Required fundamental characteristics of the preamplifier are small thermal drift and high gain stability. Although the two JFETs in the pair are not on the same die, the final compensated drift is on average around 0.2 µV/°C. Figure 6 shows the photograph of the preamplifier. On the right of the figure close to the corners of the board are the two small input connectors. The package containing the JFETs is close to these two connectors. Its shaped gate leads diverge to the extent possible from the leads of the sources and drains. The gate regions are well isolated from the rest of the circuit to maximize the parasitic impedance. Near the left end of the board is a 16-pin connector, which accommodates power, reference voltages, and digital communication as well as outputs. The present preamplifier evolved from our previous design [36] [37] [38] . Figure 7 and Figure 11 show the complete schematic. The aim of the design was to operate the input JFETs, J1 and J2, at constant channel current and channel dropout voltage, to maintain a very stable response under different input signals. This condition helps also in keeping the thermal drift very small after compensation, as it will be shown below. Constant dropout and constant current in JFETs were obtained by maintaining symmetry in the circuit and by using a slightly modified version of the Howland current source, which, notwithstanding its undesirable features [39] , proved adequate in our case where the frequency range of the signals is narrow. The Howland current source is the amplifier OAH and nearby components shown in red in Figure 7 . Normally its output is node VH, but we used also the output, VOH, of OAH in the circuit. Let's suppose an equilibrium condition for which VINn, VINp, are equal. Suppose also that switch L1 is closed, which is its normal operating position. Writing the balance of the currents at node VH, we obtain (CH is a small compensating capacitance):
The original idea of the Howland configuration is the presence of the term VH/RH, which appears in red in the above equation. This term, which comes from resistor RH connected between nodes VH and VOH (considering VOH=2VH), simplifies with the corresponding term on its right in (5), forcing the sum of the first 2 terms on the left to be constant. Next we write current balance at node VA and again use VOH=2VH:
where I HA = V CC 2R H + R 3 (6) The important result from (6) is that VA-VH is constant. Substituting RHIHA for VA-VH in (5) 
Thus the current through RSA is also constant. The local feedback of OA1 and OA2 ensures that the drains of J1 and J2 are both at the potential VA. From (7) and (6) we obtain the drain-source voltage VA-VCOR1(2):
which is likewise constant. The high gain, small input offset voltage, and small input offset current of amplifier OA3 ensures near equality of the potentials at the lower terminals of R6 and R7. In turn the currents in R4 and R5 (and in R8 and R9) must be equal and thus also the currents ID1 and ID2 in the JFETs. OA1 and OA2 thus behave as a cascode current mirror. (C1 and C2 are 4.7 nF compensating capacitances which limit the bandwidth to about 5 kHz). Let's consider connected two equal resistors RCO, RCO1 and RCO2, whose presence will be justified below in connection to Figure 11 , between nodes COR1 and COR2 and ground, then we put RC=RCO||RF. Writing the current balance for the source terminals of the two JFETs, we obtain:
, and V OUT P = V OUT N = 0
So far, we have shown that, when the inputs are at the same voltage, the currents through and the voltages across the channels of the input JFETs are equal and constant, and the outputs are at zero potential. A differential input signal would determine a change of the output voltage given by (assuming RNTC>>RN):
In this case the drain-source voltages of J1 and J2 become different by (V COR 1 − V COR 2 ), while their currents remain equal. The currents through the drain resistors RD1 and RD2 change when the drain-to-source voltage changes. Because the current through the JFET is constant, it follows that:
where gm1 (2) is the transconductance of the JFET. Therefore
With gm of roughly 5 mA/V and RDS roughly 12 kΩ the factor dependent on gmRD is close to one. We added the NTC resistor RNTC in parallel with a 5 Ω metal film resistor to cancel the drift in voltage gain that would result from thermal drift in the JFET parameters. With RF equal to 20 k and RSE 190  the differential gain is about 210 V/V. The channel current of each JFET is set at 0.5 mA, and VDS is 0.5 V. Figure 8 shows a histogram of the drift of the gain in the temperature range from 25 °C to 35 °C. The mean is 3.1 ppm/°C and the sigma is 2.8 ppm/°C. For every channel on every fully configured mainboard, i.e. preamplifier followed by programmable gain amplifier, we measured white noise and noise in vicinity of 1 Hz. Figure 9 and Figure 10 show the results. For white noise the average across channels was 3.2 nV/Hz referred to the input, and at 1 Hz the average was 7.8 nV/Hz. Figure 10 shows the noise spectrum of a typical channel. The noise rolls off above 5 kHz because of the passband limit designed into the preamplifier.
We set switch L1 of Figure 7 to the open position for load curve characterization. In this configuration the DC gain is reduced to 27 V/V, and the preamplifier dynamic range is extended to accommodate large thermistor bias. At the lower gain stability can be a concern, but capacitor CS (4.7 nF) ensures that the gain at high frequency remains unaffected. The preamplifier description above presumes perfect matching between components, which is far from reality particularly for the JFET pair. In practice thermal drift and input offset are present, and we are able to compensate for both with the additional circuit of Figure 11 . Offset voltage is adjusted with the 8-bit digital trimmer T4 (1/4 of AD5263) and the 12-bit current output DAC2 (1/2 of an AD5415). The voltage at the wiper terminal of T4 is multiplied by the ratio RC1/RR1 which is close to unity. The output of OA1 is mirrored with OA2 and the differential pair is applied via resistors RCO1 and RCO2 and nodes COR1 and COR2 to the sources of the JFETs (see Figure 7) . The output of DAC2 follows the same path, but because the resistance RR2 is about 15 times larger than the resistance RR1, the weight of DAC2 is 15 times smaller than that of T4. The reference voltage VREF+ for T4 and DAC2 comes from our stable, low-noise 5 V voltage generator [19] . VREF-, on the other hand, is tied to a resistor internal to the AD5415 (see the AD5415 datasheet). The maximum input compensation is about 60 mV, more than enough to both compensate for the 20 mV maximum offset between JFETs and the bias voltage applied to the detector. Equal resistors RCO1 and RCO2 connect the circuit of Figure 11 to nodes COR1 and COR2 of Figure 7 , justifying the reason we set RC's of Figure 7 equal to RF||RCO for maintaining symmetry.
The network for thermal drift compensation works through the same path as the offset correction. In this case the adjustable currents come from trimmer T3 and DAC1. The potential across the stacks D1, D2, and D3, D4, of forward biased diodes serve as the THp and THn reference inputs. The potential of the stacks has a temperature dependence of 4 mV/°C. This range enables compensation at the preamplifier input up to about 40 µV/°C with an accuracy of about 100 nV/°C. Drift compensation requires calibration, which was performed crate by crate in an environmental chamber that established an ambient temperature for the mainboards in the range 20 °C ÷ 50 °C. In a first run a coarse coefficient for T3 was determined. Using this coefficient we are then able to set the drift close to 0.5 µV/°C, irrespective of temperature and thermistor bias current. In a second run the fine value for DAC1 was determined as a linear function of the T4 and DAC2 settings. Residual temperature dependence of the amplifier offset, however, implied quadratic dependence and the need for greater sophistication. In consequence we split the second run into three temperature regions, 20 °C ÷ 30 °C, 30 °C ÷ 40 °C and 40 °C ÷ 50 °C, and determined a fine coefficient for each region. Finally, a last run within the environmental chamber is done for verification. This automated procedure takes about 3 days per crate, as the temperature is slewed very slowly. Figure 12 shows the distribution of the drift with no compensation, with only coarse compensation, and also with fine-tuned compensation. The RMS distribution after fine calibration is less than 190 nV/°C over the full temperature range spanning 20 °C to 50 °C. The measured coefficients are stored in an EPROM located on the preamplifier board. The output offset is adjusted following one of two protocols: fast adjustment when only the coarse coefficient is used, or slow adjustment, which is implemented in two steps. In the first step only the coarse coefficient is set and the offset is adjusted and the temperature measured (by an LM73 thermometer located on every preamplifier). Based on the resulting values for T4, DAC2, and the temperature, the proper coefficients are loaded from the EPROM and used to calculate the value for DAC1.
The common mode rejection ratio, CMRR, is optimized with trimmer T2 and resistor RCM (1 MΩ) shown in Figure 11 . We apply an asymmetric bias to the input and adjust T2 to minimize the output voltage. Figure 13 shows that after tuning the CMRR is never smaller than 120 dB at DC. Good rejection is important not only for the suppression of common mode disturbances, but also to suppress parallel noise from the load resistors. If we call Ad the differential gain and Ac the common mode gain of the amplifier of Figure 14 , then at the amplifier output the noise contribution from the load resistors only is:
If we require to the second term, coming from the common mode amplification, to be lower than 1 nV/Hz, the ratio Ac/Ad should be higher than 84 dB for our 30 G load resistors. 
Second stage Programmable Gain Amplifier
The second stage amplifier is a programmable gain amplifier, PGA, settable from 1 V/V to 50 V/V. This range of adjustability is a necessity related to the great spread of energy gain of the detectors. Its schematic circuit is shown in Figure 15 . At the input is a differential preamplifier whose coarse gain can be set to 10 V/V, SWs open, or 1 V/V, SWs closed. We set the fine multiplier gain factor, from 1 V/V to 5 V/V, by means of the DAC in the feedback path of OA2 (see AD5415 datasheet). The output is made differential by OA3 in unitary inverting gain. Resistors RFA and RFD are all internal to the DAC, with a relative stability of a few ppm/°C, while resistors RA, RB, and RC are metal film. The gain stability of this stage is better than 5 ppm/°C.
Slow control
The FE board has a number of features that need to be set, and a microcontroller, a 32-bit ARM LPC2468, is dedicated to this purpose. It operates with the support of a number of digital chips and two 24-bit -ADC (AD7732). As shown in Figure 2 , most of these digital circuits are located close to the output connectors, i.e. as far as possible from the inputs, to minimize noise injection. The microcontroller is managed by the DAQ system. It controls the mainboard according to instructions issued from the DAQ. The communication protocol adopted is the addressable serial CAN-bus.
Several functions are available, and here we will discuss only the most significant ones. Through a set of bi-stable relays power may be applied to or withheld from the six channels of a board individually. Some relay drivers (MAX4820) are operated by the microcontroller through Serial Peripheral Interface, SPI. The SPI is also used to set the DACs (PGA gain set). The digital trimmers (detector bias) and the preamplifier are in communication with the microcontroller by means of I2C, Inter-Integrated Circuit, serial bus.
The most important and critical functions are the setting of the output offset voltage and the thermistor bias current. The former can be adjusted following various procedures. In the case that the baseline exhibits large fluctuations the standard Successive Approximation Register technique, SAR, is preferred because it finds the final guess by trial and test. A faster and more effective procedure implements SAR until the output voltage saturates at one rail. After restoring the output to the dynamic operating range, the final voltage is calculated from the known slope (voltage change per bit of preamplifier trimmer -preamplifier DAC). This guess procedure can be repeated if the result of the first try is outside a specified tolerance. During this procedure the PGA gain is set to 1 V/V. During the offset procedure, adjustment of the temperature drift corrector as well is an option.
Whenever the offset is adjusted following a planned gain change, an algorithm a) measures the output offset prior the gain change, b) sets the PGA gain to 1, calculates and updates settings for the preamplifier trimmer and DAC that will restore the output voltage to the status quo ante following the gain adjustment, and c) sets the new gain. This algorithm is designed to prevent as much as possible sudden saturation of the outputs because saturation may predispose the channel to experience cross-talk.
The approach to setting the thermistor bias current is similar to the method for the offset correction, but in this case preservation of symmetry is an additional consideration. The biasing is symmetric when VB-= -VB+ (see Figure 3) . In addition, during the setting of the bias current the overall gain is set at the minimum value and the output offset is set to zero to minimize disturbances coming from sudden changes. After the bias is set, the gain is restored to its original value. Either the offset correctors may be adjusted to restore the original offset, or the preamplifier trimmer and DAC may be restored to their previous values. The second option reveals the impact of the biasing change on the preamp output, and is exploited during the detector characterization phase.
To minimize the number of digital lines the on-board digital communication is based on serial buses SPI and I2C. Chip selection, where needed, is implemented in a master-slave arrangement. The slaves are multiplexers and decoders (examples are ADG408, SN74CB3T3245, PCA9554), which are geographically close to the chips they control. The microcontroller manipulates the slaves via a serial bus. All the digital lines are embedded between two ground layers and respect a generous stay-clear with respect to the inputs of the board. When the microcontroller is not active, it enters a power-down state, and all clock signals become quiescent. In this condition remaining power requirements in the digital section are met from the analog power supply. When a remote command awakens the microcontroller, the power source for all the digital circuitry is shifted to a dedicated external line.
Anti-aliasing filter
The DAQ acquires continuously: triggering and filtering is performed in software. Before digitization we have an anti-aliasing active filter (Bessel-Thomson type) that features a roll-off of 120 dB/decade and a -3 dB bandwidth selectable from 15 Hz up to 120 Hz in four steps [40] . The gain below the cutoff frequency is unity. The thermal noise of the resistors needed in the bandwidth selection limits the input series noise and is about 60 nV/Hz for the 15 Hz bandwidth where the larger noise is expected. The input RMS thermal drift is about 1.5 µV/°C as measured in the 40 °C to 60 °C temperature range as shown in Figure 16 . Each filter board has 12 channels and a microcontroller, an ARM LPC2129, manages their operation following remote instructions from the DAQ. 
Power supply
The power dissipation of all of the front-end electronics inside the Faraday cage is about 700 W. The power supplies have been developed following the Point Of Load approach, POL. In this paradigm the final stage of power generation for a load is placed geographically close to the load to facilitate optimal regulation and stability. Figure 17 shows the scheme we used. A commercial AC/DC power supply provides power at 48 V to several DC/DC units [13] each with two analog outputs adjustable between 5 V and 15 V, and one digital output adjustable from 5 V to 15 V. The DC/DC units power a constellation of POL power supplies embedded in the Front-end crates. The POL PS is a linear power supply. It generates 5 V with excellent regulation, noise less than 50 nV/Hz down to 1 Hz, and stability at the level of 1 ppm/°C [19] . This performance is good enough that we are able to use the output not only for power but also as a voltage reference in the offset adjustment and thermistor biasing circuitry.
A pair of POL PS supplies a crate and a DCDC feeds the pair. To supply the overall Electronics system we used 4 ACDCs, 20 DCDCs (with one spare) and 28 POL PSs.
The use of floating grounds on both the AC/DC and DC/DC regulator outputs enables the creation of a single ground node at the cryostat, which confers a degree of immunity to ground loops. Common grounding of the detector as a whole, which cannot be left floating for safety reasons, is at the DAQ input stage (Figure 1 ).
Communication system
The communication links between the DAQ, the mainboards, and the anti-aliasing filters are critical because of the risk that they inject noise and create ground loops. To mitigate these risks we have modified the standard connection of the CAN-bus serial link by introducing fibre optics on the main paths. Figure 18 shows the classical configuration in which most devices connect to the CAN-bus via a transceiver that mediates between unidirectional transmitter and receiver lines, TD/RD, on the device side and a single bi-directional, differential line on the bus side. The computer connects via a "USB to CAN-bus converter." In this configuration devices connected to the network have a ground reference in common. A ground loop is likely to be present, and, moreover, the objectionable ground of the control room computer reaches the mainboards, detectors, etc.
We avoided the ground connections by modifying the links as in Figure 19 . In addition we organized the system into homogeneous groups. A message from the "USB to CAN converter" arrives at a series of ordinary transceivers, TCs. The TCs convey the message to the TD and RD lines, which communicate with "masking hubs." A message continues beyond a masking hub only if its address field includes the sub-address belonging to the masking hub itself. Thus only the target sub-group receives the message and wakes up. The other sub-groups remain free of unnecessary digital activity and concomitant noise in the front end. The masking hub targeted by the message sends it across a fibre optic link, which facilitates the decoupling of grounds. At the other end of the fibre optic link an "MTC," a modified fibre optic transceiver, converts the message to the bidirectional differential format understood by TCs. A TC dedicated to the sub-group then receives the message from the MTC and forwards it on TD/RD lines to the target devices. What appears to be unnecessary complexity in this scheme arises in part because the conversion between optical and electrical representations of the message is most conveniently accomplished in a segment where signal propagation is unidirectional, i.e. at TD/RD. The blocks in Figure 19 from the control room to the input side of the fibres are all outside the Faraday cage. The rest is inside. This arrangement helps further to reduce the opportunity for noise generation close to the mainboards, as the grounds of the sub-groups are all separated. The masking hubs incorporate an ARM Cortex-M3 microcontroller, LPC1768, as the key element. All messages are buffered with direct memory access, DMA, which helps to prevent corruption of the data streams.
Summary
We have given a detailed description of the front-end system for the CUORE and CUPID-0 detectors. It consists of front-end boards hosting thermistor biasing circuitry and voltage amplifiers with low noise and low drift. The outputs of the front-end boards are processed by anti-aliasing filters. All boards are controlled remotely via optical links to a slow control system. We have also described the purpose-built chain of power conditioning modules that furnish lownoise power to the signal processing components. These systems now serve both CUORE and CUPID-0 in their data-taking phase.
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